
Micrel, Inc.
KSZ8842-PMQL/PMBL
October 2007
111
M9999-100207-1.5
Timing Diagrams
For PCI Timing, please refer to PCI specification version 2.2.
EEPROM Timing
EECS
EESK
EEDO
EEDI
*1 Start bit
Hight-Z
D15
D14
D13
D1
D0
11
0
An
A0
1
*1
ts
th
Figure 12. EEPROM Read Cycle Timing Diagram
Timing Parameter
Description
Min
Typ
Max
Unit
tcyc
Clock cycle
4000
ns
ts
Setup time
20
ns
th
Hold time
20
ns
Table 15. EEPROM Timing Parameters